

Cover Sheet	1
Block Diagram	2
Clock Distribution	3
Power Delivery Map	4
Power On Sequence	5
Reset/power good	6
STRAP	7
CPU 1-6	8-13
DDR3-1:CHA	14
DDR3-2:CHB	15
PCIE X16/X1	16
PCH 1-8	17-24
VGA	25
HDMI/DVI	26
PCIE TO PCI Bridge	27
PCI SLOT1/2	28
AUDIO_ALC888/ALC662	29
AUDIO CONN/SPDIF/CD-IN	30
LAN_RTL8111E	31
LAN/USB2.0 CONN	32
Front USB2.0 Header	33
SIO-ITE8728F-CX	34
PS2/FAN	35
TPM/LPT/COM	36
ATX CONN/FP PANEL/RSMRST	37
FOX2/1D05/1D8V/VCCSA	38
5V_DUAL/3.3V_SB/3.3V_DUAL	39
1D5V_STR	40
CPU_VCCIO	41
VCORE/AXG PWM	42
VCORE/AXG DRIVER	43
XDP	44
THROUGH HOLE	45
Changelist	46

H61MX

Fab A

Micro ATX 9.6X8.0

CPU:

Intel Sandy Bridge processors in LGA1155 Package

System Chipset:

PCH

Main Memory:

Dual Channel / DDR-III * 2 (Max 8GB)

On Board Device:

PCI Bridge :IT8893E/BX

SIO:IT8728F/CX

LAN:RealTek RTL8111E-VB-GR

HDA Codec:ALC888/ALC662

BIOS:SPI Flash ROM 4M

Expansion Slots:

PCI EXPRESS 16X SLOT *1

PCI EXPRESS 1X SLOT * 1


PCI SLOT * 2

Version	Function	SKU	BOM
Fab. A			




Cover Sheet			
File	Document Number	H61MX	Rev A
Date	Tuesday, May 03, 2011	Sheet	1 of 46


BLOCK DIAGRAM



CLOCK DISTRIBUTION



POWER DELIVERY MAP



POWER ON SEQUENCE

G3 w/RTC Loss to S4/S5 (Without Deep S4/S5 Support) Timing Diagram




Figure 8-4. S3/M3 to S0 Timing Diagram




Figure 8-6. DRAMPWROK Timing Diagram




Figure 8-3. S5 to S0 Timing Diagram







Figure 11-16. EuP Function Signal Timings



RESET / Power Good MAP

Sequence Signal Name:

- (1) O_PWRBTN#IN
- (2) S_SLP_S4# S_SLP_S3# S_SLP_M#
- (3) O_PSON#
- (4) B_ATX_PWROK
- (5) PCH_MEPWRGD
- (6) S_PCH_SYSPWROK P_VR_READY
- (7) PWRGD_3V
- (8) H_DRAMPWROK D3_RESET#
- (9) H_PWRGD
- (10) S_PLTRST# H_RESET#_R S_PLTRST#_R
- (11) X_PLTRST# PCIE_SLOT# K_PCIRST#_SLOT
- (12) A_Z_RST#



IRQ Routing Table

	INTA#	INTB#	INTC#	INTD#	IDSEL	REQn#	GNTn#
Slot1	A	B	C	D	16	0	0


	INTA#	INTB#	INTC#	INTD#	IDSEL	REQn#	GNTn#
Slot2	B	C	D	A	17	2	2


STRAPPING Table


CPU side

CFG[17:0]	Description	
[2]	PCI Express static x16 lane numbering reversal	1: normal Default 0: lane numbers reversed
[6:5]	PCI Express Bifurcation	00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express Default




 FOXCONN PCEG		
File STRAP		
Size C	Document Number H61MX	Rev A
Date: Tuesday, May 03, 2011	Sheet 7	of 48










File			CPUS-POWER
Size			Document Number
C			H61MX
Date			Tuesday, May 03, 2011
Sheet			12 of 46
Rev			A






CHANNEL A DIMM 1
SMB ADDRESS:000




PLACE RESISTORS CLOSE TO CH_A DIMMS
ON DIMM_VREF_A



Title			
DDR3-1:CHA			
Size	Document Number	Rev	
C	<i>H61MX</i>	A	
Date:	Tuesday, May 03, 2011	Sheet	14 of 46





STRAP: Boot BIOSselect check whether GNT1 or SATA1GP(GPIO19)

BOOT DEVICE	GNT1	SATA1GP
LPC	0	0
NAND	0	1
PCI	1	0
SPI	1	1

PCI_GNT#0 R445 1K Dummy
PCI_GNT#1 R438 1K Dummy
Internal pull-up


PCI_GNT#3 R446 1K Dummy
PCI_GNT#2 R454 1K Dummy


DG 0.7
GNT3 is top block swap mode:
connect to ground with 4.7k ohm weak
pull down resistor for top block swap mode
GNT2#/GPIO53:ESI strap for server platform
ONLY.Do not pull low.




FOXCONN
FOXCONN PCEG





File PCH1-PCI
Size C Document Number H61MX
Date: Tuesday, May 03, 2011 Sheet 17 of 46














$C_e = 2 * C_L - (C_i + C_s)$
 C_L = Crystal capacitance (datasheet: 20pF)
 C_i = PCH pin capacitance = 7pF
 C_s = Board trace capacitance = 6pF






PCI 1

PCI 2




IRQ: A B C D
IDSEL: AD16
REQ/GNT: 0






IRQ: B C D A
IDSEL: AD17
REQ/GNT: 1



PCI BUS if use 5V external pull up resistor is 2.7K





2010.6.22 update




File	PCI SLOT1/2
Doc Number	H61MX
Date	Tuesday, May 03, 2011
Sheet	28 of 46




BUZZER/Speaker Header




Colay




Front_Audio




SPDIF OUT Header




Audio Jack




FOXCONN	
FOXCONN PCEG	
File: AUDIO CONN/SPDIF/CD-IN	
Size: C	Document Number: H61MX
Date: Tuesday, May 03, 2011	Sheet: 30 of 46




Front_USB1



Front_USB2





Front_USB3




FOXCONN
FOXCONN PCEG



File: Front USB2.0 Header
Size: C Document Number: H61MX
Date: Tuesday, May 03, 2011 Sheet: 33 of 46



ATX POWER CONNECTOR



RESUME RESET LOGIC




Front I/O Header

Front Panel Switch/LED

S0 : Power LED is on;
S1 : Power LED is blinking;
S3~S5: Power LED is off.

HD_LED+	1	2	Power
HD_LED-	3	4	Power LED(Green)
GND	5	6	Power button
Reset button	7	8	Detect pin
Detect pin	9	10	Key

5V_DUAL





HI = S4/S5 5VDUAL FORM 5VSB
Low = S4/S5 5VDUAL TURN OFF


S5	S3	MODE	5VDUAL/5V_DUAL_USB
H	H	X	5VCC
H	L	X	5VSB
L	X	H	5VSB
L	X	L	Shutdown

3D3V_SB

Max. output current = 3A



3D3V_DUAL



$V_{out} = V_{ref}(1 + R2/R1) + I_{adj}R2$
R1 is Up Resistor.
 $I_{adj} = 50\mu A$
 $V_{ref} = 1.25V$

FOXCONN

FOXCONN PCEG

File: 5V_DUAL/3.3V_SB/3.3V_DUAL


Size: C Document Number: H61MX

Date: Tuesday, May 03, 2011 Sheet: 39 of 46


DDR POWER

DDR Voltage


Max=40A
27A in design guide





Colay



Sugar Bay VR12 POWER 4+1 PHASE



VCC_CORE



BOOT VOLTAGE

RESISTOR VALUE	BOOT VOLTAGE
10K	0V
25K	0.85V
45K	0.9V
70K	0.95V
95K	1V
125K	1.1V
165K	1.5V


PWM ADDRESS

RESISTOR VALUE	SVID ADDRESS FOR VCORE RAIL	SVID ADDRESS FOR VGT RAIL
10K	0000	0001
25K	0010	0011
45K	0100	0101
70K	0110	0111
95K	1000	1001
125K	1010	1011
165K	1100	1101


FOXCONN
FOXCONN PCEG

File: VCORE/AXG PWM
Document Number: H61MX
Date: Tuesday, May 03, 2011
Sheet: 42 of 46


XDP Connector - CPU



XDP Connector - PCH



FOXCONN®	
FOXCONN PCEG	
File	XDP
Size	C
Document Number	H61MX
Date	Tuesday, May 03, 2011
Sheet	44 of 46
Rev	A



 FOXCONN PCEG				
File				
Changelist				
Size	C	Document Number	Rev	
		H61MX	A	
Date:	Tuesday, May 03, 2011		Sheet	46 of 46